Among many deliberations when designing with high-speed analog-to-digital converters (ADCs), the effect of the ADC’s sampling clock is paramount to meeting specific design requirements. There are ...

Here are some interesting points regarding Equation 1. First, there is no direct dependence on sample frequency. However, the integration of phase-noise to calculate jitter depends on the sample ...